

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)

EP 0 859 402 A2



(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
19.08.1998 Bulletin 1998/34

(51) Int. Cl.<sup>6</sup>: H01L 21/28

(21) Application number: 98100706.5

(22) Date of filing: 16.01.1998

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 21.01.1997 US 35876 P

(71) Applicant:  
Texas Instruments Incorporated  
Dallas, Texas 75251 (US)




(72) Inventors:  
• Grider, Douglas  
Mc Kinney, TX. 75070 (US)

• Ashburn, Stanton P.  
Mc Kinney, TX. 75070 (US)  
• Violette, Katherine E.  
Dallas, TX. 75240 (US)  
• Johnson, F. Scott  
Richardson, TX. 75080 (US)

(74) Representative:  
Schwepfinger, Karl-Heinz, Dipl.-Ing.  
Prinz & Partner GbR  
Manzingerweg 7  
81241 München (DE)

### (54) Method of manufacturing a MOS electrode

(57) An embodiment of the instant invention is a method of fabricating a semiconductor device which includes a dielectric layer situated between a conductive structure and a semiconductor substrate, the method comprising the steps of: forming the dielectric layer (layer 14) on the semiconductor substrate (substrate 12); forming the conductive structure (structure 18) on the dielectric layer; doping the conductive structure with boron; and doping the conductive structure with a dopant which inhibits the diffusion of boron. The semiconductor device may be a PMOS transistor or a capacitor. Preferably, the conductive structure is a gate structure. The dielectric layer is, preferably, comprised of a material selected from the group consisting of: an oxide, an oxide/oxide stack, an oxide/nitride stack, and an oxynitride. Preferably, the dopant which inhibits the diffusion of boron comprises at least one group III or group IV element. More specifically, it is preferably comprised of: carbon, germanium, and any combination thereof. Preferably, the steps of doping the conductive structure with boron and doping the conductive structure with a dopant which inhibits the diffusion of boron are accomplished substantially simultaneously, or the step of doping the conductive structure with boron is performed prior to the step of doping the conductive structure with a dopant which inhibits the diffusion of boron are accomplished substantially simultaneously.



EP 0 859 402 A2

## Description

### FIELD OF THE INVENTION

The instant invention pertains to semiconductor devices, and more specifically to a process for preventing/retarding boron diffusion through thin gate dielectrics.

### BACKGROUND OF THE INVENTION

Presently, there is a great demand for reduced semiconductor device dimensions to provide an increased density of devices, on the semiconductor chip, that are faster and consume less power. The scaling of the devices in the lateral dimension requires vertical scaling as well so as to achieve adequate device performance. This vertical scaling requires the thickness of the gate dielectric to be reduced so as to provide the required device performance. However, thinning of the gate dielectric provides a smaller barrier to dopant diffusion from the gate structure, through the dielectric, and into the substrate.

In order to use lower voltage supplies, reduce power consumption, and maximize transistor performance, boron doped gates are preferred for PMOS devices due to better short-channel control than phosphorous doped gates. Phosphorous doped gates result in buried channel PMOS devices while boron doped gates yield a surface channel device.

While boron doping of gate structures solves some problems it causes others, because boron is a rapid diffuser in polysilicon ("poly") and oxide. More specifically, because of the thermal cycles required in today's processing along with the continued down-scaling of the gate dielectrics, the diffusion of boron through the poly gate structure and the thin gate dielectric may cause damage to the underlying channel region along with degrading the dielectric reliability and reducing the control over the threshold voltage of the device. Hence, with thinner gate oxides and shorter channel lengths, any boron penetration into the channel region can cause loss of control over the threshold voltage of the device, and, in the worse case, cause the channel region to be short-circuited.

One attempt at solving this problem involves incorporating nitrogen into the polysilicon gate. However, this method has problems. First, nitrogen is a donor in silicon and, therefore, it may create an n-type layer at the polysilicon/gate insulator interface. Hence, this would counteract the benefit of having boron in the polysilicon gate structure. Second, the common source for nitrogen doping is NH<sub>3</sub>, which introduces H and OH traps into the dielectric which can reduce the dielectric's charge-to-breakdown and degrade hot carrier stability.

It is, therefore, an object of the instant invention to provide a gate structure which will properly retard boron penetration into the substrate through the gate insulator

without degrading the performance of the device. More generally, it is an object of the instant invention to provide a gate structure which will inhibit the dopant used to make the gate structure more conductive from penetrating into the channel region.

### SUMMARY OF THE INVENTION

The embodiments of the instant invention provide methods which basically control the boron diffusion after the boron enters the gate structure but before it enters the gate dielectric. Using the methods of the instant invention, this is preferably accomplished by introducing dopants, other than boron, into portions of the polysilicon gate structure so as to retard the diffusion of boron through the dielectric into the substrate.

An advantage of the instant invention is that the dopants utilized in each of the embodiments are not effective donors or acceptors in silicon. In addition, these dopants can be readily incorporated in silicon using standard chemical-vapor deposition or ion implantation. Furthermore, the methods of the instant invention prevent the boron from penetrating the underlying dielectric layer, thereby reducing damage to the dielectric layer. In other words, it may be desirable for the boron to reach the dielectric layer because this maximizes inversion capacitance, which is important for higher drive currents. However, with standard processing (which require higher temperatures and extended times at these temperatures) the boron not only reaches the dielectric it rapidly passes through the dielectric and degrades both the device performance and the reliability of the dielectric. Hence, the embodiments of the instant invention assures that the boron does not rapidly diffuse through the dielectric without having to appreciably reduce the time and temperature required in subsequent standard processing steps.

An embodiment of the instant invention is a method of fabricating a semiconductor device which includes a dielectric layer situated between a conductive structure and a semiconductor substrate, the method comprising the steps of: forming the dielectric layer on the semiconductor substrate; forming the conductive structure on the dielectric layer; doping the conductive structure with boron; and doping the conductive structure with a dopant which inhibits the diffusion of boron. The semiconductor device may be a PMOS transistor or a capacitor. Preferably, the conductive structure is a gate structure. The dielectric layer is, preferably, comprised of a material selected from the group consisting of: an oxide, an oxide/oxide stack, an oxide/nitride stack, and an oxynitride. Preferably, the dopant which inhibits the diffusion of boron comprises at least one group III or group IV element. More specifically, it is preferably comprised of: carbon, germanium, and any combination thereof. Preferably, the steps of doping the conductive structure with boron and doping the conductive structure with a dopant which inhibits the diffusion of boron

are accomplished substantially simultaneously, or the step of doping the conductive structure with boron is performed prior to the step of doping the conductive structure with a dopant which inhibits the diffusion of boron are accomplished substantially simultaneously.

Another embodiment of the instant is a PMOS transistor comprising: a substrate, the substrate having a surface; a source region formed at the surface of the substrate; a drain region formed at the surface of the substrate and spaced away from the source region by a channel region; a gate structure overlying the channel region, the gate structure comprised of boron doped polysilicon; a thin insulating layer situated between the gate structure and the substrate; and wherein the gate structure includes at least one dopant which inhibits boron diffusion. Preferably, the dopant which inhibits the diffusion of boron comprises at least one group III or group IV element. More specifically, the dopant which inhibits the diffusion of boron is, preferably, comprised of an element selected from the group consisting of: carbon, germanium, and any combination thereof.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will now be further described by way of example, with reference to the accompanying drawings in which:

FIGUREs 1-2, 3a, 4a, and 5a are cross sectional views of a device fabricated using the method of one embodiment of the instant invention.

FIGUREs 1-2, 3b, 4b, and 5b are cross sectional views of a device fabricated using the method of another embodiment of the instant invention.

FIGUREs 1-2, 3c, 4c, and 5c are cross sectional views of a device fabricated using the method of yet another embodiment of the instant invention.

#### DETAILED DESCRIPTION OF THE DRAWINGS

FIGUREs 1-2, 3a, 4a, and 5a illustrate the method of one embodiment of the instant invention; FIGUREs 1-2, 3b, 4b and 5b illustrate the method of another embodiment of the instant invention; and FIGUREs 1-2, 3c, 4c, and 5c illustrate the method of yet another embodiment of the instant invention. Since the steps illustrated in FIGUREs 1-2 are common to all three embodiments, they will only be described once.

Referring to FIGUREs 1-2, for device 10 substrate 12 is provided and thin dielectric material is formed on substrate 12 to form dielectric layer 14. Dielectric layer 14 is preferably comprised of an oxide but may include an oxide/oxide or an oxide/nitride stack or an oxynitride. Preferably, dielectric layer 14 is on the order of approximately 5 to 100 Angstroms thick for gate lengths between 0.18 and 0.5  $\mu\text{m}$  (more preferably 5 to 45 Angstroms thick for a transistor with a gate length of 0.18  $\mu\text{m}$ , 35 to 60 Angstroms thick for a transistor with a

gate length of 0.25  $\mu\text{m}$ , 50 to 80 Angstroms thick for a transistor with a gate length of 0.35  $\mu\text{m}$ , or 70 to 100 Angstroms thick for a transistor with a gate length of 0.5  $\mu\text{m}$ ).

- 5 Referring to the embodiment illustrated in FIGURES 3a, 4a and 5a, either in one continuous process step or in a series of process steps, doped polysilicon layer 16 and undoped polysilicon layer 18 are formed [preferably using low pressure chemical-vapor deposition or rapid thermal chemical-vapor deposition]. Preferably, this is accomplished by doping the polysilicon insitu as it is deposited so as to form layer 16 and, as the polysilicon is still being deposited, to turn off the source of the dopant so as to form undoped polysilicon layer 18. Doped layer 16 is preferably doped with carbon (preferably on the order of 0.1 to 1.0 atomic percent) or germanium (preferably on the order of 1 to 30 atomic percent) or some combination of C and Ge (preferably on the order of 0.1 to 1.0 atomic percent for C and 1 to 30 atomic percent of Ge) and is preferably on the order of 10 to 60  $\text{\AA}$  thick. While it is preferable to dope layer 16 with carbon or germanium, almost any group IV element (or maybe a group III element) could be used. The source of the germanium dopant is preferably  $\text{GeH}_4$  ( $\text{SiCl}_2\text{H}_2:\text{GeH}_4$ ) and the source of the carbon dopant is preferably  $\text{Si}(\text{CH}_3)\text{H}_2$  (or possibly  $\text{C}(\text{SiH}_3)_4$ ). Preferably, the temperature is between 550 and 700  $^{\circ}\text{C}$  (more preferably around 625  $^{\circ}\text{C}$ ), at a pressure around 2 to 100 Torr (more preferably around 3 Torr or 80 Torr), for a period of between 60 to 200 seconds. In addition, the  $\text{GeH}_4:\text{DCS}$  ratio is preferably around 0.05 to 0.2 depending on the temperature (more preferably around 0.1) and the  $\text{Si}(\text{CH}_3)\text{H}_2:\text{DCS}$  ratio is around 0.001 to 0.1 depending on the temperature (more preferably around 0.1 and 0.002, respectively). The Ge concentration in the film is preferably around 25% and the concentration of C in the films is around 1%.

Referring to FIGURE 5a, after undoped layer 18 is formed, layers 14, 16 and 18 are patterned and etched so as to form the gate structure comprised of gate insulator 15, doped layer 17, and undoped layer 19. Next, boron is implanted (preferably, selectively implanted) into layer 19 of PMOS devices so as to enhance the conductivity of layer 19. This boron doping may be a separate processing step, it may be accomplished at the same time that the source/drain regions are formed, or it may be accomplished prior to the patterning and etching of layer 18.

- 50 Referring to the embodiment illustrated in FIGUREs 3b, 4b, and 5b, polysilicon layer 20 is formed on insulator 14. Preferably, this is accomplished by low pressure chemical-vapor deposition (LPCVD) or rapid thermal chemical-vapor deposition (RTCVD). Next, the boron diffusion retarding dopant(s) 22 is implanted into polysilicon layer 20. As was stated above, this is preferably either carbon or germanium, but may also include virtually any group III (if confined to PMOS devices) or IV elements. The implantation is preferably accomplished

by ion implantation and may be done just prior to doping layer 20 with boron. Preferably, the germanium is implanted with an energy of around 10 to 200 keV at a dose of  $1 \times 10^{14}$  to  $1 \times 10^{16}$  ions/cm<sup>2</sup> and the carbon is implanted with an energy around 2 to 40 keV at a dose around  $1 \times 10^{13}$  to  $1 \times 10^{15}$  ions/cm<sup>2</sup>.

Referring to FIGURE 5b, after the boron diffusion retarding dopant(s) is implanted, layer 20 is patterned and etched so as to form the gate structure (comprised of polysilicon structure 21 and gate insulator 15). Next, boron is implanted into region 21 so as to enhance the conductivity of region 21. This boron doping may be a separate processing step, it may be accomplished at the same time that the source/drain regions are formed, or it may be accomplished prior to the patterning and etching of layer 20.

Referring to the embodiment illustrated in FIGURES 3c, 4c, and 5c, polysilicon layer 24 is formed on insulator 14. Preferably, this is accomplished by low pressure chemical-vapor deposition (LPCVD) or rapid thermal chemical-vapor deposition (RTCVD). Layer 24 is patterned and etched so as to form the gate structure (which includes polysilicon region 28 and gate insulator 26). Next, a patterning layer is formed over the entire device whereby only PMOS devices are exposed such that the boron diffusion retarding dopant(s) 30 is implanted only into the gate structures and source/drain regions of the PMOS devices. As was stated above, dopant 30 is preferably either carbon or germanium, but may also include virtually any group III or IV element. The implantation is preferably accomplished by ion implantation and is preferably done prior to doping region 28 with boron. Preferably for the carbon implantation the energy level is on the order of 2 to 40 keV (more preferably on the order of 20 keV) and the dose is around  $1 \times 10^{13}$  to  $1 \times 10^{15}$  /cm<sup>2</sup> (more preferably around  $1 \times 10^{14}$ /cm<sup>2</sup>) and this may be obtained from a chained implant at several energies to obtain a relatively uniform carbon distribution throughout the polysilicon. Preferably, for the germanium implant the implantation energy level is on the order of 10 to 200 keV (more preferably on the order or 100 keV) and the dose is around  $1 \times 10^{14}$  to  $1 \times 10^{16}$  /cm<sup>2</sup> (more preferably around  $1 \times 10^{15}$ /cm<sup>2</sup>) and this may be obtained from multiple implants to obtain a relatively uniform germanium distribution throughout the polysilicon. While it is preferable to use the above values, these implants should not penetrate the gate completely, thereby risking damage to the dielectric layer, and for carbon or germanium implanting subsequent to source/drain implantation, the carbon or germanium should not be so deep as to cause leakage in the source/drain regions.

Next, boron is implanted into region 28 so as to enhance the conductivity of region 28. This boron doping may be a separate processing step, it is accomplished at the same time that the source/drain regions are formed and just after the implantation of boron diffusion retarding dopants 30.

Although specific embodiments of the present invention are herein described, they are not to be construed as limiting the scope of the invention. Many embodiments of the present invention will become apparent to those skilled in the art in light of methodology of the specification.

## Claims

- 5 1. A method of fabricating a semiconductor device having a dielectric layer disposed between a conductive structure and a substrate, said method comprising the steps of:  
10 forming said dielectric layer on said substrate;  
forming said conductive structure on said dielectric layer;  
doping said conductive structure with boron;  
and  
15 doping said conductive structure with a dopant that inhibits the diffusion of boron.
- 20 2. The method of claim 1, further comprising performing said steps of forming and doping to fabricate a semiconductor device comprising a PMOS transistor or a capacitor.
- 25 3. The method of Claim 1 or Claim 2, wherein said step of forming said conductive structure comprises forming a gate structure.
- 30 4. The method of any preceding claim, wherein said step of forming said dielectric layer comprises forming a dielectric layer from a material selected from a group of materials comprising: an oxide, an oxide/oxide stack, an oxide/nitride stack, and an oxynitride.
- 35 5. The method of any preceding claim, wherein said step of doping said conductive structure comprises doping said conductive structure with a dopant that inhibits the diffusion of boron comprising at least one group III or group IV element.
- 40 6. The method of any preceding claim, wherein said step of doping said conductive structure comprises doping said conductive structure with a dopant that inhibits the diffusion of boron comprising an element selected from a group of elements comprising: carbon, germanium, or a combination thereof.
- 45 7. The method of any preceding claim, further comprising:  
50 performing said steps of doping said conductive structure with boron and doping said conductive structure with a dopant that inhibits the diffusion of boron substantially simultaneously.

8. The method of any of Claims 1 to 6, further comprising:

performing said step of doping said conductive structure with boron prior to said step of doping 5  
said conductive structure with a dopant that inhibits the diffusion of boron.

9. A PMOS transistor comprising:

a source region formed over a surface of a substrate; 10  
a drain region formed over said surface of said substrate and spaced from said source region by a channel region; 15  
a gate structure overlying said channel region comprising boron doped polysilicon;  
a thin insulating layer disposed between said gate structure and said substrate; and  
wherein said gate structure comprises 20  
at least one dopant that inhibits boron diffusion.

10. The transistor of Claim 9, wherein said dopant that inhibits the diffusion of boron comprises at least one group III or group IV element. 25

11. The method of Claim 9 or Claim 10, wherein said dopant that inhibits the diffusion of boron comprises an element selected from a group of elements comprising: carbon, germanium, or a combination 30 thereof.












35

40

45

50

55



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets

(11)

EP 0 859 402 A3

(12)

## EUROPEAN PATENT APPLICATION

(88) Date of publication A3:  
25.08.1999 Bulletin 1999/34

(51) Int. Cl.<sup>6</sup>: H01L 21/28

(43) Date of publication A2:  
19.08.1998 Bulletin 1998/34

(21) Application number: 98100706.5

(22) Date of filing: 16.01.1998

(84) Designated Contracting States:  
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC  
NL PT SE

Designated Extension States:  
AL LT LV MK RO SI

(30) Priority: 21.01.1997 US 35876 P

(71) Applicant:  
Texas Instruments Incorporated  
Dallas, Texas 75251 (US)

(72) Inventors:  
• Grider, Douglas  
Mc Kinney, TX. 75070 (US)

- Ashburn, Stanton P.  
Mc Kinney, TX. 75070 (US)
- Violette, Katherine E.  
Dallas, TX. 75240 (US)
- Johnson, F. Scott  
Richardson, TX. 75080 (US)

(74) Representative:  
Schwepfinger, Karl-Heinz, Dipl.-Ing.  
Prinz & Partner GbR  
Manzingerweg 7  
81241 München (DE)

### (54) Method of manufacturing a MOS electrode

(57) An embodiment of the instant invention is a method of fabricating a semiconductor device which includes a dielectric layer situated between a conductive structure and a semiconductor substrate, the method comprising the steps of: forming the dielectric layer (layer 14) on the semiconductor substrate (substrate 12); forming the conductive structure (structure 18) on the dielectric layer; doping the conductive structure with boron; and doping the conductive structure with a dopant which inhibits the diffusion of boron. The semiconductor device may be a PMOS transistor or a capacitor. Preferably, the conductive structure is a gate structure. The dielectric layer is, preferably, comprised of a material selected from the group consisting of: an oxide, an oxide/oxide stack, an oxide/nitride stack, and an oxynitride. Preferably, the dopant which inhibits the diffusion of boron comprises at least one group III or group IV element. More specifically, it is preferably comprised of: carbon, germanium, and any combination thereof. Preferably, the steps of doping the conductive structure with boron and doping the conductive structure with a dopant which inhibits the diffusion of boron are accomplished substantially simultaneously, or the step of doping the conductive structure with boron is performed prior to the step of doping the conductive structure with a dopant which inhibits the diffusion of

boron are accomplished substantially simultaneously.




FIG. 4a




FIG. 4b




FIG. 4c



European Patent  
Office

## PARTIAL EUROPEAN SEARCH REPORT

Application Number

which under Rule 45 of the European Patent Convention EP 98 10 0706  
shall be considered, for the purposes of subsequent  
proceedings, as the European search report

DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)			
Category	Citation of document with indication, where appropriate, of relevant passages					
X	PATENT ABSTRACTS OF JAPAN vol. 016, no. 188 (E-1198), 7 May 1992 -& JP 04 025176 A (SEIKO INSTR INC), 28 January 1992 * abstract; figure 1 *	1-7,9-11	H01L21/28			
X	US 4 914 046 A (PINTCHOVSKI FABIO ET AL) 3 April 1990 * column 3, line 25 - column 4, line 46; figures 4,5 *	1-7,9-11				
P,X	US 5 633 177 A (ANJUM MOHAMMED) 27 May 1997 * abstract; figures 1,2,6 *	1-7,9-11				
X	US 5 189 504 A (SAKAI TETSUSHI ET AL) 23 February 1993 * column 6, line 54 - column 8, line 43 *	1-7,9-11				
X	PATENT ABSTRACTS OF JAPAN vol. 017, no. 401 (E-1404), 27 July 1993 -& JP 05 075136 A (OKI ELECTRIC IND CO LTD), 26 March 1993 * abstract; figures 1,5,6 *	1-7,9-11				
		-/-				
INCOMPLETE SEARCH		TECHNICAL FIELDS SEARCHED (Int.Cl.6)	H01L			
<p>The Search Division considers that the present application, or one or more of its claims, does/do not comply with the EPC to such an extent that a meaningful search into the state of the art cannot be carried out, or can only be carried out partially, for these claims.</p> <p>Claims searched completely: 1-7, 9-11</p> <p>Claims searched incompletely:</p> <p>Claims not searched: 8</p> <p>Reason for the limitation of the search: Claim 8 is contradictory with the description.</p>						
Place of search	Date of completion of the search	Examiner				
THE HAGUE	9 June 1999	Gélebart, J				
CATEGORY OF CITED DOCUMENTS						
X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document						
T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document						



European Patent  
Office

## PARTIAL EUROPEAN SEARCH REPORT

Application Number

EP 98 10 0706

DOCUMENTS CONSIDERED TO BE RELEVANT			CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
E	WO 98 13880 A (ADVANCED MICRO DEVICES INC) 2 April 1998 * abstract; figure 2 * -----	1-7,9-11	

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 98 10 0706

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

09-06-1999

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 4914046	A	03-04-1990	NONE	
US 5633177	A	27-05-1997	NONE	
US 5189504	A	23-02-1993	JP 4142079 A JP 3181176 A KR 9401021 B	15-05-1992 07-08-1991 08-02-1994
WO 9813880	A	02-04-1998	NONE	